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Two-dimensional materials are attractive for use in next-gener-
ation nanoelectronic devices because, compared to one-dimen-
sional materials, it is relatively easy to fabricate complex
structures from them. Themost widely studied two-dimensional
material is graphene1,2, both because of its rich physics3–5 and its
high mobility6. However, pristine graphene does not have a
bandgap, a property that is essential for many applications,
including transistors7. Engineering a graphene bandgap
increases fabrication complexity and either reduces mobilities
to the level of strained silicon ﬁlms8–13 or requires high vol-
tages14,15. Although single layers of MoS2 have a large intrinsic
bandgap of 1.8 eV (ref. 16), previously reported mobilities in
the 0.5–3 cm2 V21 s21 range17 are too low for practical devices.
Here, we use a halfnium oxide gate dielectric to demonstrate
a room-temperature single-layer MoS2 mobility of at least
200 cm2 V21 s21, similar to that of graphene nanoribbons, and
demonstrate transistors with room-temperature current on/off
ratios of 13 108 and ultralow standby power dissipation.
Because monolayer MoS2 has a direct bandgap
16,18, it can be
used to construct interband tunnel FETs19, which offer lower
power consumption than classical transistors. Monolayer
MoS2 could also complement graphene in applications that
require thin transparent semiconductors, such as optoelectro-
nics and energy harvesting.
MoS2 is a typical example from the layered transition-metal
dichalcogenide family of materials. Crystals of MoS2 are composed
of vertically stacked, weakly interacting layers held together by
van der Waals interactions (Fig. 1a). Single layers, 6.5 Å thick
(Fig. 1b,c), can be extracted using scotch tape17,20 or lithium-based
intercalation21,22. Large-area thin ﬁlms can also be prepared using
MoS2 suspensions. Bulk MoS2 is semiconducting with an indirect
bandgap of 1.2 eV (ref. 23), whereas single-layer MoS2 is a direct
gap semiconductor16,18 with a bandgap of 1.8 eV (ref. 16). MoS2
nanotubes24 and nanowires25 also show the inﬂuence of quantum-
mechanical conﬁnement in their electronic and optical properties.
Other features that could make MoS2 interesting for nanoelectronic
applications include the absence of dangling bonds and thermal
stability up to 1,100 8C.
Single-layer MoS2 could also be interesting as a semiconducting
analogue of graphene, which does not have a bandgap in its pristine
form. Bandgaps up to 400 meV have been introduced by quantum-
mechanical conﬁnement in patterned8 or exfoliated graphene nano-
ribbons9, but always at the price of signiﬁcant mobility reduction
(200 cm2 V21 s21 for a 150 meV bandgap)9,10, loss of coherence11
or increased off-state currents due to edge roughness12. Bandgaps
have also been induced by applying a perpendicular electric ﬁeld in
bilayer graphene14,15, but the highest reported optical gap is
250 meV, requiring the application of a voltage exceeding 100 V
(ref. 14). This makes it very difﬁcult to build logic circuits based on
graphene that would operate at room temperature with low
standby power dissipation. In fact, for any potential replacement of
silicon in CMOS-like digital logic devices, a current on/off ratio7
Ion/Ioff between 1× 104 and 1× 107 and a bandgap exceeding
400 meV (ref. 26) are desirable.
The starting point for the fabrication of our transistors was
scotch tape-based micromechanical exfoliation1,17 of single-layer
MoS2. MoS2 monolayers were transferred to degenerately doped
silicon substrates covered with 270-nm-thick SiO2 (Fig. 2a). We
have previously found that this oxide thickness is optimal for
optical detection of single-layer MoS2, and have established the cor-
relation between contrast and thickness as measured by atomic force
microscopy (AFM)27. Electrical contacts were fabricated using elec-
tron-beam lithography followed by deposition of 50-nm-thick gold
electrodes. The device was then annealed at 200 8C to remove resist
residue28 and decrease contact resistance (for more details see
Supplementary Information). At this point our single-layer
devices show a typical mobility in the range 0.1–10 cm2 V21 s21,
similar to previously reported values for single layers17 and thin
crystals containing more than 10 layers of MoS2 (ref. 29). This is
lower than the previously reported phonon-scattering-limited
room-temperature mobility in the 200–500 cm2 V21 s21 range for
bulk MoS2 (ref. 30). Encouraged by recent theoretical predictions
of mobility improvement by dielectric screening31 and its successful
application to graphene32, we proceeded with atomic layer depo-
sition (ALD) of 30 nm HfO2 as a high-k gate dielectric for the
local top gate and mobility booster to realize the full potential of
the single-layer MoS2. We chose HfO2 because of its high dielectric
constant of 25, bandgap of 5.7 eV and the fact that it is commonly
used as a gate dielectric both by the research community and major
microprocessor manufacturers33,34. The resulting structure, com-
posed of two ﬁeld-effect transistors connected in series, is shown
in Fig. 2b. A schematic depiction of the device is shown in
Fig. 2c. The width of the top gate of our device was 4 mm and the
top gate length, source–gate and gate–drain spacing were 500 nm.
We performed electrical characterization of our device at room
temperature using a semiconductor parameter analyser and shielded
probe station with voltage sources connected in the conﬁguration
depicted in Fig. 3a. We ﬁrst characterized our MoS2 transistors with
6.5-Å-thick conductive channels by applying a drain–source bias
Vds to a pair of gold electrodes and gate voltageVbg to the degenerately
doped silicon substrate while leaving the top gate electrically ﬂoat-
ing35. The gating characteristics of the left-most transistor shown in
Fig 2b are presented in Fig. 3b; these are typical of FET devices
with an n-type channel. We concentrate on this device in the remain-
der of this Letter. Characterization details for other devices and fabri-
cation batches are available in the Supplementary Information. All the
MoS2 transistors we fabricated, regardless of the number of layers or
contacting material, show behaviour typical of FET devices with
n-type channels. Repeated Vbg sweeps on the same device do not
show signiﬁcant variation, while keeping all the voltages constant
results in constant Ids, indicating that the top gate is not likely to
accumulate charge during measurements. We estimate that a constant
surface charge of n≈ 4.6× 1012 cm22 trapped on the top gate
would shift the threshold voltage by 1 V but not change the
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slope of the Ids – Vbg curve in Fig. 3b used for estimating channel
mobility. The source current versus source bias characteristics (Fig
3b, inset) is linear in the+50 mV range of voltages, indicating that
our gold contacts are ohmic.
The on-resistance of our transistor was 27 kV for Vds¼ 10 mV
and Vbg¼ 10 V, with a gate width of 4 mm and bottom gate length
of 1.5 mm. We have noticed that the device resistance can increase
during storage at ambient conditions for a period of two
months. This could be attributed to absorption of oxygen
and/or water from the environment and could be mitigated by
device encapsulation.
From the data presented in Fig. 3b we can extract the low-ﬁeld
ﬁeld-effect mobility of 217 cm2 V21 s21 using the expression
m¼ [dIds/dVbg]× [L/(WCiVds)], where L¼ 1.5 mm is the channel
length, W¼ 4 mm is the channel width and Ci¼ 1.3×
1024 F m22 is the capacitance between the channel and the back
gate per unit area (Ci¼ 101r/d; 1r¼ 3.9; d¼ 270 nm). Note that
this value represents the lower limit because of contact resistance.
As our device displays ohmic Ids–Vds behaviour (Fig. 3b, inset),
we exclude the possibility that our ﬁeld-effect behaviour is domi-
nated by Schottky barriers at the contacts.
Although the room-temperature value of phonon-scattering
limited30 mobility for bulk MoS2 is in the 200–
500 cm2 V21 s21 range, exfoliation of single layers onto SiO2
results in a decrease of mobility to 0.1–10 cm2 V21 s21. The
improvement in mobility with the deposition of a high-k dielectric
could be due to suppression of Coulomb scattering due to the high-
k dielectric environment31 and modiﬁcation of phonon dispersion36
in MoS2 monolayers. Extensive future theoretical work including
the calculation of phonon dispersion relations in single-layer
MoS2, calculation of scattering rates on phonons and charge impu-
rities would be needed to provide a complete picture.
Before we compare the value ofmobility in our casewith the mobi-
lity of graphene or thin-ﬁlm silicon we should note that semiconduc-
tors such as carbon nanotubes or graphene nanoribbons mostly
follow the general trend of decreasing mobility with increasing
bandgap26. Even though graphene has a high room-temperature
mobility of 120,000 cm2 V21 s21, this value relates to large-area,
gapless graphene6. On the other hand, measurements on 10-nm-
wide graphene nanoribbons with Eg≈ 400 mV indicate mobilities
lower than 200 cm2 V21 s21 (ref. 9), in good agreement with theoreti-
cal models that predict decreased mobility in small-width graphene
nanoribbons due to electron–phonon scattering13. This is comparable
to the mobility of 250 cm2 V21 s21 found in 2 nm thin strained
silicon ﬁlms37. Our MoS2 monolayer has similar mobility but a
higher bandgap than graphene nanoribbons9, and a smaller thickness
than the thinnest silicon ﬁlms fabricated to date37.
One of the crucial requirements for building integrated circuits
based on single layers of MoS2 is the ability to control charge
density in a local manner, independently of a global back gate.
We can do this by applying a voltage Vtg to the top gate, separated
from the monolayer MoS2 by 30 nm of HfO2 (Fig. 3a), while
keeping the substrate grounded. The corresponding transfer charac-
teristic is shown in Fig. 4a. For a bias of 10 mV we observe an
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Figure 1 | Structure and AFM imaging of monolayer MoS2. a, Three-
dimensional representation of the structure of MoS2. Single layers, 6.5 Å
thick, can be extracted using scotch tape-based micromechanical cleavage.
b, Atomic force microscope image of a single layer of MoS2 deposited on a
silicon substrate with a 270-nm-thick oxide layer. c, Cross-sectional plot
along the red line in b. c
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Figure 2 | Fabrication of MoS2 monolayer transistors. a, Optical image of a
single layer of MoS2 (thickness, 6.5 Å) deposited on top of a silicon
substrate with a 270-nm-thick SiO2 layer. b, Optical image of a device based
on the ﬂake shown in a. The device consists of two ﬁeld-effect transistors
connected in series and deﬁned by three gold leads that serve as source and
drain electrodes for the two transistors. Monolayer MoS2 is covered by
30 nm of ALD-deposited HfO2 that acts both as a gate dielectric and a
mobility booster. Scale bars (a,b), 10mm. c, Three-dimensional schematic
view of one of the transistors shown in b.
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on-current of 150 nA (37 nA mm21), current on/off ratio Ion/Ioff.
1× 106 for the+4 V range of Vtg , an off-state current that is smaller
than 100 fA (25 fA mm21) and gate leakage lower than 2 pA mm22.
The observed current variation for different values of Vtg indicates
that the ﬁeld-effect behaviour of our transistor is dominated by
the MoS2 channel and not the contacts.
At the bias voltage Vds¼ 500 mV, the maximal measured on-
current is 10 mA (2.5 mA mm21), with Ion/Ioff higher than 1× 108
for the+4 V range of Vtg. The device transconductance, deﬁned as
gm¼ dIds/dVtg at Vds¼ 500 mV is 4 mS (1 mS mm21), similar to
values obtained for high-performance CdS nanoribbon array transis-
tors (2.5 mS mm21 at Vds¼ 1 V)38. High-performance top-gated
graphene transistors can have normalized transconductance values
as high as 1.27 mS mm21 (ref. 39). The large degree of current
control in our device is also clearly illustrated in Fig. 4b, where we
plot the drain–source current versus drain–source bias for different
values of voltage applied to the local gate. From the channel
current dependence on top-gate voltage, we deduce a subthreshold
slope for the transition between the on and off states of
74 mV dec21 for a bias Vds¼ 500 mV. Being a direct gap semicon-
ductor, single layers of MoS2 offer the intriguing possibility for the
realization of an interband tunnel FET, which is characterized by a
turn-on sharper than the theoretical limit of 60 mV dec21 for classi-
cal transistors and consequently smaller power dissipation. This feat
has remained difﬁcult in the case of silicon, an indirect gap
semiconductor, because interband transitions there require
phonons and recombination centres.
To summarize, we have realized a ﬁeld-effect transistor with a
single, two-dimensional layer of the semiconductor MoS2 as a con-
ductive channel and HfO2 as a gate insulator. The conductive
channel in our device is only 6.5 Å thick. Our transistor exhibits a
room-temperature current on/off ratio exceeding 1× 108 and
mobility of200 cm2 V21 s21, comparable to the mobility achieved
in thin silicon ﬁlms37 or graphene nanoribbons9. Such a transistor
could form the backbone of future electronics based on layered
materials in which MoS2 transistors could be fabricated on insulat-
ing boron nitride substrates40. Our results provide an important step
towards the realization of electronics and low-standby-power inte-
grated circuits based on two-dimensional materials. Being a thin,
transparent semiconducting material, MoS2 monolayers also
present a wealth of new opportunities in areas that include meso-
scopic physics, optoelectronics and energy harvesting. With the
possibility of fabricating large-area circuits using solution-based
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Figure 3 | Characterization of MoS2 monolayer transistors. a, Cross-
sectional view of the structure of a monolayer MoS2 FET together with
electrical connections used to characterize the device. A single layer of
MoS2 (thickness, 6.5 Å) is deposited on a degenerately doped silicon
substrate with 270-nm-thick SiO2. The substrate acts a back gate. One of
the gold electrodes acts as drain and the other source electrode is grounded.
The monolayer is separated from the top gate by 30 nm of ALD-grown
HfO2. The top gate width for the device is 4mm and the top gate length,
source–gate and gate–drain spacing are each 500 nm. b, Room-temperature
transfer characteristic for the FETwith 10 mV applied bias voltage Vds. Back-
gate voltage Vbg is applied to the substrate and the top gate is disconnected.
Inset: Ids–Vds curve acquired for Vbg values of 0, 1 and 5 V.
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Figure 4 | Local gate control of the MoS2 monolayer transistor. a, Ids–Vtg
curve recorded for a bias voltage ranging from 10 mV to 500 mV.
Measurements are performed at room temperature with the back gate
grounded. Top gate width, 4mm; top gate length, 500 nm. The device can
be completely turned off by changing the top gate bias from –2 to –4 V. For
Vds¼ 10 mV, the Ion/Ioff ratio is .1× 106. For Vds¼ 500 mV, the Ion/Ioff ratio
is .1× 108 in the measured range while the subthreshold swing S¼
74 mVdec21. Top and bottom gate leakage is negligible (Supplementary
Fig. S3). Inset: Ids–Vtg for values of Vbg¼ –10, –5, 0, 5 and 10 V. b, Ids–Vds
curves recorded for different values of Vtg. The linear dependence of the
current on bias voltage for small voltages indicates that the gold contacts
are ohmic.
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processing, our ﬁnding could be important for producing electronic
devices that could combine the ease of processing associated with
organic conductors with performance ﬁgures commonly associated
with silicon-based electronics.
Methods
Single layers of MoS2 were exfoliated from commercially available crystals of
molybdenite (SPI Supplies Brand Moly Disulﬁde) using the scotch-tape
micromechanical cleavage technique method pioneered for the production of
graphene1. AFM imaging was performed using the Asylum Research Cypher AFM.
After gold contact deposition, devices were annealed in 100 s.c.c.m. of argon and
10 s.c.c.m. H2 ﬂow at 200 8C for 2 h (ref. 28). ALD was performed in a home-built
reactor using a reaction of H2O with tetrakis(dimethylamido)hafnium (Sigma
Aldrich). Electrical characterization was carried out using an Agilent E5270B
parameter analyser and a home-built shielded probe station with
micromanipulated probes.
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In the version of this Letter originally published online, the label ‘Vtg’ was missing from Fig. 3a and the expression ‘μ = 217 cm−2 Vs’ 
should have read ‘μ = 217 cm2 V−1 s−1’ in Fig. 3b. These errors have now been corrected in all versions of the Letter.
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